## PATENT APPLICATION

LO75500940:2611

## JCO5 RCC'd FCT/PTO 21 SEP 2005 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	)	
HANSEN et al.	) ) Group Art No. TBA	
Serial No: TBA	) Examiner: TBA	
Filed: Herewith	) Docket No. 006559.	00009

For: LIST OUTPUT VITERBI DECODER WITH BLOCKWISE ACS AND TRACEBACK

## INFORMATION DISCLOSURE STATEMENT

Commissioner of Patents U.S. Patent and Trademark Office Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22314

Sir:

Pursuant to 37 C.F.R. §1.56 and in compliance with 37 C.F.R. §1.97, Applicants submit herewith Form PTO-1449 identifying information for consideration by the Examiner. Copies of the cited documents were provided with the International Search Report.

If the Patent and Trademark Office determines that a fee is required, please charge our Deposit Account No. 19-0733.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Date Sept. 21, 2005

Bradley C. Wright Registration No. 38,061

Banner & Witcoff, Ltd. Customer No. 22907

BCW/sdm

USPTO Form 1449 U.S. Department of Commerce Patent and Trademark Office INFORMATION DISCLOSURE		Attorney Docket N. 0/550094 erial No. 006559.00009 TBA					
CITATION	N		Applicant(s): HANSEN et al				
Sheet 1 of	1		Filing Date: September 21, 2005			Group: TBA	
U.S. PATE	ENT DOCUMENTS						
Examiner Initial	Patent No.	Date	Name	Class	Subclass	Filing Date (if appropriate)	
FOREIGN	PATENT DOCUMENT	rs					
Examiner Initial	Document No.	Date	Country	Class	Subclass	Translation	
	GB 2 305 827 A	16 April 1997	Great Britain	-		YES	NO
	<del>                                     </del>			+		-	
				+	<del>                                     </del>		
		-		+	,		-
		<u> </u>				L	
OTHER D	PROCEEEDINGS OF MICROELECTRON BOUTILLON et al.: COMMUNICATION FETTWEIS et al.: "F SIGNAL PROCESSI 2, June 1, 1991, page:	ble data rate Viterbi de F THE IEEE REGION ICS AND VLSI, Hong "VLSI architectures fo IS, vol. 51, no. 2, Febra eedforward Architectures	ecoder with modified LOV 10 INTERNATIONAL 5 Kong, November 6-10, or the MAP Algorithm", 1 uary 2003, pages 175-185 ures for Parallel Viterbi D. SIGNAL, IMAGE, AND 197.	CONFERENCE 1995, pages IEEE TRAN 5, XP001164 ecoding", JO	NCE ON 472-475. X NSACGION 4390. OURNAL C	P010160 S ON OF VLSI	
EXAMINE	ER /Syed Haider/ (1	2/14/2010)		DATE CO	INSIDERED	12/14/2	2010